/*
 * Verilog standard primitive gates
 */

$export(and2);

module and2(in1, in2, out);
 input in1, in2;
 output out;
 wire out;
 assign out = in1 & in2;
endmodule

